Abstract -This paper addresses the problem of space compaction of test responses of combinational and scan-based sequential circuits. It is sho wn that given a precomputed test set T, the test responses at the functional outputs of the given circuit-under-test (CUT) can be compacted to a single periodic output, with guaranteed zero-aliasing. The method is independen t of the fault model and the structure of the CUT, and uses only the knowledge of the test set T and the corresponding fault-free responses|it is particularly suitable for intellectual property (IP) cores. A new concept of distinguishing outputs and characteristic response function is utilized for synthesizing the compactor. Relevant experimental results on hardware overhead for several ISCAS circuits are presented.
Introduction
Space compaction, which refers to the problem of reducing a wide data stream to a narro wsignature stream, is commonly used for test response compression. A t ypical space compaction scheme for a general circuit-under-test (CUT) is illustrated in Fig. 1 . A CUT with n primary inputs X = fx 1 x 2 : : : x n g, m primary outputs fy 1 y 2 : : : y m g is given, and the mbit test responses for a test set T are to be compacted to a q-bit data stream, where q m. The compaction ratio (m=q) becomes maximum for a singleoutput space compactor, i.e., when q = 1 . The main problem of space compaction is the loss of fault coverage due to aliasing which maps a faulty response to a fault-free signature of the CUT. A complex system-on-a-chip (SOC) is built with several IP cores whose structural descriptions are not known to the system designer 1]. Speci c design and test methodologies suitable for cores have been reported recently in 1]. Earlier methods 3]-6] o f s p a c e compaction need a fault model and an internal description of the CUT, and are therefore unsuitable for core-based systems. Space compactors 2, 7, 5] that do not rely on the structural information of the CUT, and are independent of fault model, ha vebeen proposed for reducing the volume of test response data in a core-based system. This work w as funded in part by Deutsc he F orschungsgemeinsc haft, German y, and in part by the US National Science Foundation under grant no. It has been shown recen tly that zero-aliasing space compaction can always be achieved with q = 1 for a combinational CUT under a given test set, if the compactor, in addition to being fed by the outputs of the CUT, is also fed by the inputs to the CUT see Fig. 2  7] . Unfortunately, this approach is not applicable to a sequential circuit as its inputs include the internal state lines which m a y n o t b e a vailable outside the core for synthesizing the compactor. Recently, p a r i t y trees 8] and MISR 9] have been proposed for on-chip compression of scan outputs for large industrial circuits and SOC cores. In general, the number of functional outputs exceeds the number of the scan outputs in sequential circuits 1], and zero-aliasing space compaction for functional outputs remains an important open problem. In this paper, we s h o w that the limitation imposed by an earlier logarithmic low erbound on q 5] for zeroaliasing can be overcome by designing a compactor which is fed by the outputs of the CUT and a counter that designates the sequence of test application. F or a c o m binational or a scan-based sequential circuit, we describe a procedure for synthesizing a zero-aliasing compactor that shrinks the functional outputs of the CUT to a single periodic output (q = 1 ) . Space compaction is not applied to the scan outputs. We assume that the internal structure of the CUT is not known. The method is independent of the fault model, and uses only the information of the fault-free responses of the CUT to a precomputed test set T. All the errors produced by T at the outputs of the CUT, appear at the compactor output.
2 Zero-aliasing compaction with q = 1 Conventional space compactors 3, 4, 5] use a scheme as in Fig. 1 . The lower bound on q for such a zeroaliasing space compactor is given by q d log 2 ( + 1 ) e, where is the number of distinct fault-free responses of the CUT to the test set T, and therefore, in general, q cannot be made equal to 1, to preserve z e r oaliasing 5]. However, if the input (test) information is also used in addition to the outputs (responses) to the CUT to synthesize the compactor, as in Fig. 2, then zero-aliasing can be achieved with q = 1 7] . For a sequential circuit, the input information corresponding to the internal state lines may n o t be accessible. To circumvent this, we propose a new scheme as shown in Fig. 3 . Let the vectors in the test set T = ft 1 t 2 : : : t k g, be applied to the CUT in the sequence: t 1 followed by t 2 , t 2 followed by t 3 , and so on. Each vector t i consists of bits corresponding to the primary inputs, and the scan inputs. We use a binary counter with dlog 2 ke bits, whose current state designates the particular test being applied to the CUT at that instant. The counter starts from the all-0 state, and is incremented by t h e test clock, i.e., whenever the application of a test vector to the CUT is completed. The space compactor circuit is fed with the functional outputs The proposed scheme of the compactor to achieve zero-aliasing with a single-output is shown in Fig. 3 . If the CUT is fault-free, then the compactor will generate a single periodic (alternating) output z of 0's and 1's (e.g., 010101...), when the test vectors in T are applied to C in a pre-de ned sequence. Example 1: Consider a CUT C with 6 outputs y 1 y 2 : : : y 6 whose fault-free response vectors Y (t i ) for 7 tests t 1 t 2 : : : t 7 , a r e s h o wn in Table 1 . In this 6 . These lines directly form the compactor outputs z 1 , z 2 , and z 3 respectively (see Fig. 5 ). The characteristic function z 4 is described in Table 2 Proof 
Synthesis of z p using counter states
For e cient logic synthesis, the characteristic function z p may be implemented in a slightly di erent fashion.
We choose a set of columns randomly from the RM, and treat them similar to distinguishing columns for designing C map . To de ne z p , w e k eep the remaining columns of RM, and then to each r o w Y 0 (t i ) of the reduced RM, we add the counter state b 1 b 2 : : : b dlog2ke representing the test t i . The truth table is then dened as before. This approach also preserves zeroaliasing. Thus, the size of the input set of variables de ning z p can be appropriately chosen to t in available logic synthesis tools, providing us options for a exible design by c hoosing the size of p. In the limiting case, no distinguishing lines may be used, i.e., the second-stage compactor is not required. All the m outputs of the CUT along with the counter bits will dene z p , and single-output compaction will be achieved.
Thus, the scheme used in the proof of Lemma 1 is obtained. The other extreme case arises when all m outputs serve as distinguishing lines, and feed the second-stage compactor. In this case, the rst-stage compactor is not needed. An example of the latter appears while analyzing the circuit s298 (see Table 6 ).
Design of the second-stage compactor
The second stage of the compactor takes Let the test set T be arbitrarily partitioned into two subsets T 0 and T 1 of almost equal size (T = T 0 T 1 , T 0 \ T 1 = , jT 0 j jT 1 j 1, jT 0 j ; j T 1 j 1). Let T S denote the test sequence ft 01 t 11 t 02 t 12 : : : : : : g, where, t 0i 2 T 0 , and t 1l 2 T 1 . Thus T S is formed by c hoosing consecutive v ectors alternatingly from T 0 and T 1 , u n til all t 2 T are exhausted.
Design of mapping logic C map
The mapping logic C map (see Fig. 4 
Determination of test sequence T S
We use a simple heuristic to determine the test ordering with the goal of reducing the overhead of C map .
Let Z(Y (t)) denote the vector fz 1 z 2 : : : z p g at the output of the rst-stage compactor corresponding to the response vector Y (t) to test t. We de ne, N 1 (Z) = P p i=1 z i , w h i c h denotes the Hamming weight, i.e., the number of 1's in the vector Z(Y (t)). We order (<) the test vectors t's with respect to nondecreasing values of their N 1 (Z), i.e., N 1 (Z(Y (t i ))) < N 1 (Z(Y (t j )) ) t i < t j , and t i < t j ) Table 3 shows ordering of test vectors from which the sets T 0 , and T 1 are determined. In Table 4 , the test sequence T S = ft 1 t 2 t 4 t 3 t 5 t 6 t 7 g is shown which is obtained by c hoosing consecutive v ectors alternatingly from T 0 and T 1 . The corresponding outputs of C map to satisfy the desired checker inputs are shown in column 4. Assignment o f c o u n ter states to the tests and the truth-table describing the outputs of C map are 
Comparator and t h e c o d e c hecker
We use a special CMOS gate to implement the code checker as shown in Fig. 6 . As observed in 10], this code checker can admit large fan-in. In test mode, all the p inputs to the checker, would be either 0 (8t 2 T 0 ), or 1 (8t 2 T 1 ). In the rst case, all the p-MOS (n-MOS) transistors at the rst level of the CMOS gate will be ON (OFF), and in the second case, they will be OFF (ON). Therefore, application of T S to the CUT will generate a periodic output sequence 010101... at z, in the absence of any fault.
Further, this checker is self-checking. The two code inputs (00...0, 11...1) are su cient to detect all s-a-0, s-a-1 faults at the inputs/outputs of the checker, and all stuck-open faults in the transistors. All single transistor stuck-on faults except those in the inverter, are also detected by these two v ectors. The logic value at w will be oating and will show t h e previous value. On the other hand, if the error inverts all the checker inputs simultaneously, (i.e., 11...1 instead of 00...0, or vice-versa), then also the output at z becomes opposite to its expected value. In both the cases, therefore, the alternating (periodicity) nature of the output at z is lost.
From the above discussion, the next theorem follows.
Theorem 1 Given a test set T for a C U TC, the proposed design yields a single-output zero-aliasing space compactor for all errors produced b y T in C.
It may be noted that most of the errors propagate through the line z p corresponding to the characteristic function. However, 8t 2 T, the logic value at z p becomes 1, if no error is present. A s t u c k-at one fault at the line z p will therefore never be detected by a n y test in T, and its presence could have a catastrophic masking e ect on all the errors propagating through it. To o vercome this, we add one additional vector t 0 in T, that produces a response vector not in RM, to enforce a 0 at z p , prior to the synthesis procedure.
Experimental results
The proposed synthesis method was implemented on a SUN Ultra-5/Solaris workstation, and applied to several ISCAS-85 and ISCAS-89 benchmark circuits. In each case, we used compact test sets either generated by the MINTEST program 13] or by Hansen Since these tools are unable to handle very large benchmark circuits, we partitioned their outputs to ensure that the synthesis scripts ran to completion. For example, we partitioned the 320 functional outputs of s35932 into 10 groups of 32 outputs each.
The experimental results for zero-aliasing space compaction are shown in Table 6 . We report the hardware overhead for two c o m binational and seven sequential circuits. These gures include the area for the mapping logic and the characteristic function. The area due to the code checker, counter, and comparators are not included since these are generic functional blocks that are not tailored to any CUT and can be reused across the complete design. The hardware overhead is clearly related to the test length|the synthesis approach is more e cient for short test sets. For example, the area overhead is only 4.10% for c6288 and 7.85% for s35932. Both these circuits possess very compact test sets. On the other hand, for s1494, the overhead is high since the test set contains 100 patterns and the circuit is relatively small.
Conclusion
We have shown analytically that the functional outputs of a scan-based sequential circuit can be compacted to a single periodic output with guaranteed zero-aliasing. A new synthesis procedure is then described for designing the space compactor. The proposed technique relies only on the knowledge of the fault-free responses of the circuit under test to a precomputed test set. It is therefore particularly suitable for compressing test responses at the functional outputs of IP cores. Experimental results for the IS-CAS benchmark circuits demonstrate that the hardware overhead for the synthesized compactors is low to moderate in all cases.
